Silicon carbide (SiC) is a very promising wide bandgap material for high power and high-temperature applications due to its native SiO 2 oxide, high thermal conductivity, and high bulk electron mobility [1]. Performance and reliability in these devices is limited however, by their low carrier mobility within the FET channel caused by electrically active defects at the oxide interface. A number of methods have been developed for improving the mobilities in fabricated devices, and the most prevalent of these is incorporation of nitrogen at the oxide interface through a post-oxidation nitric oxide (NO) anneal (POA) [2]. While the mechanisms behind the resulting device improvement and the interfacial structure are a matter of active research, the true nature of the interface is still not totally clear.
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Distinct transition layers at the interface between SiC and SiO 2 have been previously observed by electron energy loss spectroscopy (TEM-EELS) and an inverse relationship was observed between the length of NO annealing time and the width of the transition region (w TL ) [3] . In order to gain a more thorough understanding of the chemical and electronic structure at this interface, devices in a variety of orientations and both with and without a POA have been investigated in this work using high resolution TEM (HRTEM), high-angle annular dark field imaging (HAADF-STEM), EELS, and angle resolved xray photoemission spectroscopy (AR-XPS). The aim of this study is to analyze how both device orientation (leading to atomic scale roughness) and post-oxidation processing affect various atomic scale properties, including the transition layers' composition and strain, as well as the electronic configuration and contributions from possible interfacial states.
HRTEM inspection and EELS measurements were made on a series of six samples, with varying orientations and processing. Oxide layers were grown on the epitaxial layer of 4H-SiC wafers with one of three orientations: Si-face (Si-terminated [0001] surface normal) on-axis, Si-face miscut by 4° (the orientation used in commercial applications), and a-face ([1120] surface normal). For each of these orientations, one sample was analyzed prior to any NO POA process, and another that had received a 2hr POA. w TL was measured by monitoring the edge onset energy of the Si-L 2,3 EELS edge across the interface, as described in [3] . As shown in Figure 1a , the w TL values on the Si-face were practically identical regardless of NO anneal, contradicting expectations. For all the Si-face samples, w TL values were significantly lower than those measured previously on similar devices, indicating an overall improvement and that current mobility-limiting defects in state of the art devices may not be accurately probed through observation of the Si-L 2,3 edge. The a-face devices did have slightly lower w TL values, indicating that roughness (Figure 1b-g ) at the interface may be a limiting factor in these devices.
To further probe the nature of the interfacial transition region, chemical depth profile experiments using AR-XPS have been performed. Using a spin-etch technique refined from previous work on the Si 
